

WHAT IS CLAIMED IS:

- 1 1. A semiconductor switch core comprising:
2 a buffer matrix having one buffer memory per crosspoint to which cells having
3 differing priority classes are written;
4 a high priority signaling element associated with a corresponding crosspoint, the
5 high priority signaling element when active indicating that a high priority cell is in a
6 queue awaiting writing to the buffer memory for its corresponding crosspoint;
1 input/output logic for reading out any low priority cell that resides in the buffer
2 memory for the corresponding crosspoint when the high priority signaling element is
3 active.
- 1 2. The apparatus of claim 1, wherein the high priority signaling element is also
2 active when the high priority cell is in the buffer memory for the corresponding
3 crosspoint.
- 1 3. The apparatus of claim 1, wherein the buffer matrix has only one buffer
2 memory per crosspoint.
- 1 4. The apparatus of claim 1, wherein the semiconductor switch core has a
2 plurality of ports, and wherein the low priority cell read out from the buffer memory for
3 the corresponding crosspoint when the high priority signaling element is active is
4 applied to a port of the switch for transmission out of the switch.
- 1 5. The apparatus of claim 1, further comprising a low priority signaling element
2 associated with a corresponding crosspoint, the low priority signaling element when
3 active indicating that a low priority cell is in the buffer memory for the corresponding
4 crosspoint so long as no high priority cell is in a queue awaiting writing to the buffer
5 memory for the corresponding crosspoint.
- 1 6. The apparatus of claim 1, wherein the high priority signaling element is a
2 semiconductor memory element.

1 7. A switching node of a telecommunications system comprising:
2 a semiconductor switch core comprising:
3 a buffer matrix having one buffer memory per crosspoint to which cells
4 having differing priority classes are written;
5 plural switch core ports, each of the switch core ports writing cells to a
6 row of the matrix and reading cells from a column of the matrix;
7 a high priority signaling element associated with a corresponding
8 crosspoint;
9 plural switch port devices connected to corresponding ones of the plural switch
10 core ports, an appropriate one of the switch port devices comprising a queue for low
11 priority cells awaiting writing to the corresponding crosspoint and a queue for high
12 priority cells awaiting writing to the corresponding crosspoint; and
13 wherein the high priority signaling element when active indicates that a high
14 priority cell is in the queue for high priority cells awaiting writing to the buffer memory
15 for its corresponding crosspoint, and wherein an appropriate one of the switch core
16 ports reads out any low priority cell that resides in the buffer memory for the
17 corresponding crosspoint when the high priority signaling element is active.

1 8. The apparatus of claim 7, wherein the high priority signaling element is also
2 active when the high priority cell is in the buffer memory for the corresponding
3 crosspoint.

1 9. The apparatus of claim 7, wherein the buffer matrix has only one buffer
2 memory per crosspoint.

1 10. The apparatus of claim 7, wherein the low priority cell read out from the
2 buffer memory for the corresponding crosspoint when the high priority signaling
3 element is active is applied to the appropriate one of the switch core ports for
4 transmission out of the switch.

1 11. The apparatus of claim 7, further comprising a low priority signaling
2 element associated with a corresponding crosspoint, the low priority signaling element
3 when active indicating that a low priority cell is in the buffer memory for the

4 corresponding crosspoint so long as no high priority cell is in the high priority queue
5 awaiting writing to the buffer memory for the corresponding crosspoint.

1 12. The apparatus of claim 7, wherein the high priority signaling element is a
2 semiconductor memory element.

1 13. A method of operating a semiconductor switch core, the semiconductor
2 switch core comprising a buffer matrix having one buffer memory per crosspoint, a
3 high priority signaling element associated with a corresponding crosspoint; and an
4 input/output logic for reading out cells from the corresponding crosspoint; wherein the
5 method comprises:

6 writing a low priority cell to the buffer memory for the corresponding
7 crosspoint;

8 activating the high priority signaling element when a high priority cell is in a
9 queue awaiting writing to the buffer memory for the corresponding crosspoint;

10 reading out the low priority cell from the buffer memory for the corresponding
11 crosspoint when the high priority signaling element is active.

1 14. The method of claim 13, further comprising writing the high priority cell to
2 the buffer memory for the corresponding crosspoint after the low priority cell has been
3 read out.

1 15. The method of claim 13, further comprising activating the high priority
2 signaling element also when the high priority cell is in the buffer memory for the
3 corresponding crosspoint.

1 16. The method of claim 15, further comprising activating a low priority
2 signaling element when a low priority cell is in the buffer memory for the
3 corresponding crosspoint so long as no high priority cell is in a queue awaiting writing
4 to the buffer memory for the corresponding crosspoint.

1 17. The method of claim 15, wherein the step of activating the high priority
2 signaling element involves writing a predetermined value to a semiconductor memory
3 element comprising the switch core.

1 18. A method of operating a semiconductor switching node, the semiconductor
2 switch core comprising a semiconductor switch core and plural switch port devices, the
3 semiconductor switch core comprising a buffer matrix having one buffer memory per
4 crosspoint, plural switch core ports, and a high priority signaling element associated
5 with a corresponding crosspoint, the plural switch port devices being connected to
6 corresponding ones of the plural switch core ports, the method comprising:

7 in an appropriate one of the switch port devices, queuing in a queue for low
8 priority cells a low priority cell awaiting writing to the corresponding crosspoint;

9 writing the low priority cell to the buffer memory for the corresponding
10 crosspoint;

11 in the appropriate one of the switch port devices, queuing in a queue for high
12 priority cells a high priority cell awaiting writing to the corresponding crosspoint;

13 activating the high priority signaling element when the high priority cell is
14 queued in queue for high priority cells;

15 reading out the low priority cell from the buffer memory for the corresponding
16 crosspoint when the high priority signaling element is activated.

1 19. The method of claim 18, further comprising writing the high priority cell to
2 the buffer memory for the corresponding crosspoint after the low priority cell has been
3 read out.

1 20. The method of claim 18, further comprising activating the high priority
2 signaling element also when the high priority cell is in the buffer memory for the
3 corresponding crosspoint.

1 21. The method of claim 18, further comprising activating a low priority
2 signaling element when a low priority cell is in the buffer memory for the
3 corresponding crosspoint so long as no high priority cell is in a queue awaiting writing
4 to the buffer memory for the corresponding crosspoint.

1 22. The method of claim 18, wherein the step of activating the high priority
2 signaling element involves writing a predetermined value to a semiconductor memory
3 element comprising the switch core.

add
A2